Picture 1 of 1
Gallery
Picture 1 of 1
Verilog Coding for Logic Synthesis, Hardcover by Lee, Weng Fook, Brand New, F...
US $161.10
ApproximatelyS$ 205.55
Condition:
Brand New
A new, unread, unused book in perfect condition with no missing or damaged pages.
3 available
Oops! Looks like we're having trouble connecting to our server.
Refresh your browser window to try again.
Shipping:
Free USPS Media MailTM.
Located in: Jessup, Maryland, United States
Delivery:
Estimated between Mon, 14 Jul and Tue, 22 Jul to 94104
Returns:
14 days return. Buyer pays for return shipping. If you use an eBay shipping label, it will be deducted from your refund amount.
Coverage:
Read item description or contact seller for details. See all detailsSee all details on coverage
(Not eligible for eBay purchase protection programmes)
Seller assumes all responsibility for this listing.
eBay item number:365544508724
Item specifics
- Condition
- Brand New: A new, unread, unused book in perfect condition with no missing or damaged pages. See all condition definitionsopens in a new window or tab
- Book Title
- Verilog Coding for Logic Synthesis
- ISBN
- 9780471429760
About this product
Product Identifiers
Publisher
Wiley & Sons, Incorporated, John
ISBN-10
0471429767
ISBN-13
9780471429760
eBay Product ID (ePID)
2302156
Product Key Features
Number of Pages
336 Pages
Language
English
Publication Name
Verilog Coding for Logic Synthesis
Subject
Electronics / Circuits / Logic, Electronics / Circuits / Vlsi & Ulsi, Electronics / Digital, Logic Design
Publication Year
2003
Type
Textbook
Subject Area
Computers, Technology & Engineering
Format
Hardcover
Dimensions
Item Height
0.8 in
Item Weight
21.1 Oz
Item Length
9.4 in
Item Width
6.4 in
Additional Product Features
Intended Audience
Scholarly & Professional
LCCN
2002-032433
Dewey Edition
21
Illustrated
Yes
Dewey Decimal
621.39/5
Table Of Content
Table of Figures. Table of Examples. List of Tables. Preface. Acknowledgments. Trademarks. Introduction. Asic Design Flow. Verilog Coding. Coding Style: Best-Known Method for Synthesis. Design Example of Programmable Timer. Design Example of Programmable Logic Block for Peripheral Interface.
Synopsis
Provides a practical approach to Verilog design and problem solving. * Bulk of the book deals with practical design problems that design engineers solve on a daily basis. * Includes over 90 design examples. * There are 3 full scale design examples that include specification, architectural definition, micro-architectural definition, RTL coding, testbench coding and verification. * Book is suitable for use as a textbook in EE departments that have VLSI courses, Verilog is a Hardware Description Language (HDL) used to design and document electronic systems. Verilog HDL allows designers to virtually design systems without expending time or resources on physical models. It is the most widely used HDL with a user community of more than 50,000 active designers., A practical introduction to writing synthesizable Verilog code Rapid change in IC chip complexity and the pressure to design more complex IC chips at a faster pace has forced design engineers to find a more efficient and productive method to create schematics with large amounts of logic gates. This has led to the development of Verilog; one of the two types of Hardware Description Language (HDL) currently used in the industry. Verilog Coding for Logic Synthesis is a practical text that has been written specifically for students and engineers who are interested in learning how to write synthesizable Verilog code. Starting with simple verilog coding and progressing to complex real-life design examples, Verilog Coding for Logic Synthesis prepares you for a variety of situations that are bound to occur while utilizing Verilog. Expert design engineer Weng Fook Lee: Introduces the usage of Verilog and VHDL Describes a design flow for ASIC design Discusses basic concepts of Verilog coding Explores the common practices and coding style that are used when coding for synthesis and shows you the common coding style on Verilog operators Explains how a design project of a programmable timer is implemented Reveals the design of a programmable logic block for peripheral interface Filled with practical advice, functional flowcharts and waveforms, and over ninety examples, Verilog Coding for Logic Synthesis will help you fully understand the concepts and coding style of important industry language.
LC Classification Number
TK7868.D5L42 2003
Item description from the seller
Seller feedback (383,024)
- e***t (203)- Feedback left by buyer.Past monthVerified purchaseThank you!
- f***i (4031)- Feedback left by buyer.Past monthVerified purchaseNIGHTMARE SELLER. Also operates under "SuperBookDeals" on Amazon. Read reviews on Yelp. Cancelled my transaction and gave refund without my permission for a book that Seller had reduced in price before I purchased. Seller then relisted my book at a higher price to get more money instead of honoring binding contracts made on eBay. DISGRACEFUL. AVOID. Reported to eBay
- l***l (3080)- Feedback left by buyer.Past monthVerified purchaseBook is perfect
Seller feedback (383,024)
- e***t (203)- Feedback left by buyer.Past monthVerified purchaseThank you!
- f***i (4031)- Feedback left by buyer.Past monthVerified purchaseNIGHTMARE SELLER. Also operates under "SuperBookDeals" on Amazon. Read reviews on Yelp. Cancelled my transaction and gave refund without my permission for a book that Seller had reduced in price before I purchased. Seller then relisted my book at a higher price to get more money instead of honoring binding contracts made on eBay. DISGRACEFUL. AVOID. Reported to eBay
- l***l (3080)- Feedback left by buyer.Past monthVerified purchaseBook is perfect