Picture 1 of 6
Gallery
Picture 1 of 6
Have one to sell?
Closing the Power Gap Between ASIC and Custom : Tools and Techniques for Low...
US $47.00
ApproximatelyS$ 60.54
or Best Offer
Condition:
Very Good
A book that has been read but is in excellent condition. No obvious damage to the cover, with the dust jacket included for hard covers. No missing or damaged pages, no creases or tears, and no underlining/highlighting of text or writing in the margins. May be very minimal identifying marks on the inside cover. Very minimal wear and tear.
Oops! Looks like we're having trouble connecting to our server.
Refresh your browser window to try again.
Shipping:
US $5.22 (approx S$ 6.72) USPS Media MailTM.
Located in: Mountain View, California, United States
Delivery:
Estimated between Sat, 4 Oct and Tue, 7 Oct to 94104
Returns:
No returns accepted.
Coverage:
Read item description or contact seller for details. See all detailsSee all details on coverage
(Not eligible for eBay purchase protection programmes)
Seller assumes all responsibility for this listing.
eBay item number:257131319097
Item specifics
- Condition
- ISBN
- 9780387257631
About this product
Product Identifiers
Publisher
Springer
ISBN-10
0387257632
ISBN-13
9780387257631
eBay Product ID (ePID)
47028564
Product Key Features
Number of Pages
Xii, 388 Pages
Publication Name
Closing the Power Gap between ASIC and Custom : Tools and Techniques for Low Power Design
Language
English
Subject
Hardware / General, Cad-Cam, Electronics / Circuits / Integrated, Electronics / Circuits / General
Publication Year
2007
Type
Textbook
Subject Area
Computers, Technology & Engineering
Format
Hardcover
Dimensions
Item Height
0.5 in
Item Weight
26.9 Oz
Item Length
9.3 in
Item Width
6.1 in
Additional Product Features
Intended Audience
Scholarly & Professional
Dewey Edition
22
Number of Volumes
1 vol.
Illustrated
Yes
Dewey Decimal
621.3815
Table Of Content
Overview of the Factors Affecting the Power Consumption.- Pipelining to Reduce the Power.- Voltage Scaling.- Methodology to Optimize Energy of Computation for SOCs.- Linear Programming for Gate Sizing.- Linear Programming for Multi-Vth and Multi-Vdd Assignment.- Power Optimization using Multiple Supply Voltages.- Placement for Power Optimization.- Power Gating Design Automation.- Verification For Multiple Supply Voltage Designs.- Winning the Power Struggle in an Uncertain Era.- Pushing ASIC Performance in a Power Envelope.- Low Power ARM 1136JF-S Design.
Synopsis
Until recently, ASIC designers have mostly focused on how to achieve the desired performance requirements, and the typical ASIC design flow pays limited attention to power. In comparison, some custom designs have significantly advanced techniques for low power, such as voltage islands, substrate biasing, and sleep mode power gating. Butt custom designed chips can achieve low power at the same performance compared to ASIC chips designed in an EDA flow. In Closing the POWER Gap between ASIC & Custom, the significance of different low power design approaches is explored in detail. This book covers how to use low power design approaches in an automated design flow, and examine the design time and performance trade-offs of low power design. After chapter which outline factors affecting the power consumption of ASIC and custom designs and explore how each factor can contribute to custom designs being lower power than ASICs, the book focuses on the latest tools and techniques for low power design that may be applied in an ASIC design flow., This book carefully details design tools and techniques for realizing low power and energy efficiency in a highly productive design methodology. Important topics include: - Microarchitectural techniques to reduce energy per operation - Power reduction with timing slack from pipelining - Analysis of the benefits of using multiple supply and threshold voltages - Placement techniques for multiple supply voltages - Verification for multiple voltage domains - Improved algorithms for gate sizing, and assignment of supply and threshold voltages - Power gating design automation to reduce leakage - Relationships among tatistical timing, power analysis, and parametric yield optimization Design examples illustrate that these techniques can improve energy efficiency by two to three times.
LC Classification Number
TK7867-7867.5
Item description from the seller
Popular categories from this store
Seller feedback (558)
- eBay automated Feedback- Feedback left by buyer.Past monthOrder delivered on time with no issues
- eBay automated Feedback- Feedback left by buyer.Past monthOrder delivered on time with no issues
- eBay automated Feedback- Feedback left by buyer.Past monthOrder delivered on time with no issues
Popular categories from this store
Seller feedback (558)
- eBay automated Feedback- Feedback left by buyer.Past monthOrder delivered on time with no issues
- eBay automated Feedback- Feedback left by buyer.Past monthOrder delivered on time with no issues
- eBay automated Feedback- Feedback left by buyer.Past monthOrder delivered on time with no issues