This listing sold on Mon, 10 Nov at 4:45 PM.
System Verilog Assertions and Functional Coverage: Hard Cover
Sold
System Verilog Assertions and Functional Coverage: Hard Cover
US $34.99US $34.99
Nov 10, 16:45Nov 10, 16:45
Sell one like this
Seller's other items

System Verilog Assertions and Functional Coverage: Hard Cover

hajimow
(493)
Seller's other items
Contact seller
US $34.99
ApproximatelyS$ 45.76
Condition:
Brand New
Sell one like this
Seller's other items
    Shipping:
    US $5.22 (approx S$ 6.83) USPS Media MailTM.
    Located in: Irvine, California, United States
    Delivery:
    Estimated between Wed, 26 Nov and Mon, 1 Dec to 94104
    Delivery time is estimated using our proprietary method which is based on the buyer's proximity to the item location, the shipping service selected, the seller's shipping history, and other factors. Delivery times may vary, especially during peak periods.
    Returns:
    No returns accepted.
    Coverage:
    Read item description or contact seller for details. See all detailsSee all details on coverage
    (Not eligible for eBay purchase protection programmes)
    Seller assumes all responsibility for this listing.
    eBay item number:157066356147
    Last updated on Oct 24, 2025 02:21:47 SGTView all revisionsView all revisions

    Item specifics

    Condition
    Brand New: A new, unread, unused book in perfect condition with no missing or damaged pages. See all condition definitionsopens in a new window or tab
    Binding
    Hardcover
    Product Group
    Book
    Book Title
    Systemverilog Assertions and Functional Coverage
    Weight
    1 lbs
    IsTextBook
    No
    ISBN
    9781461473237
    Category

    About this product

    Product Identifiers

    Publisher
    Springer New York
    ISBN-10
    1461473233
    ISBN-13
    9781461473237
    eBay Product ID (ePID)
    160068249

    Product Key Features

    Number of Pages
    Xxxiii, 356 Pages
    Language
    English
    Publication Name
    Systemverilog Assertions and Functional Coverage : Guide to Language, Methodology and Applications
    Subject
    Systems Architecture / General, Electronics / Circuits / General, Electronics / General, Logic Design, Computer Engineering
    Publication Year
    2013
    Type
    Textbook
    Subject Area
    Computers, Technology & Engineering
    Author
    Ashok B. Mehta
    Format
    Hardcover

    Dimensions

    Item Height
    0.3 in
    Item Weight
    250.3 Oz
    Item Length
    9.3 in
    Item Width
    6.1 in

    Additional Product Features

    Intended Audience
    Scholarly & Professional
    Number of Volumes
    1 vol.
    Illustrated
    Yes
    Table Of Content
    Introduction.- System Verilog Assertions.- Immediate Assertions.- Concurrent Assertions - Basics (sequence, property, assert).- Sampled Value Functions $rose, $fell.- Operators.- System Functions and Tasks.- Multiple clocks.- Local Variables.- Recursive property.- Detecting and using endpoint of a sequence.- 'expect'.- 'assume' and formal (static functional) verification.- Other important topics.- Asynchronous Assertions !!!.- IEEE-1800-2009 Features.- SystemVerilog Assertions LABs.- System Verilog Assertions - LAB Answers.- Functional Coverage.- Performance Implications of coverage methodology.- Coverage Options (Reference material).
    Synopsis
    This book provides a hands-on, application-oriented guide to the language and methodology of both SystemVerilog Assertions and SytemVerilog Functional Coverage. Readers will benefit from the step-by-step approach to functional hardware verification, which will enable them to uncover hidden and hard to find bugs, point directly to the source of the bug, provide for a clean and easy way to model complex timing checks and objectively answer the question 'have we functionally verified everything'. Written by a professional end-user of both SystemVerilog Assertions and SystemVerilog Functional Coverage, this book explains each concept with easy to understand examples, simulation logs and applications derived from real projects. Readers will be empowered to tackle the modeling of complex checkers for functional verification, thereby drastically reducing their time to design and debug., This book offers a hands-on, application-oriented guide to the language and methodology of SystemVerilog Assertions and SystemVerilog Functional Coverage. Includes easy-to-understand examples, simulation logs and applications derived from real-world projects.
    LC Classification Number
    TK7867-7867.5

    Item description from the seller

    About this seller

    hajimow

    100% positive feedback•85 items sold

    Joined Feb 2000
    Usually responds within 24 hours
    Seller's other itemsContact

    Seller feedback (51)

    All ratingsselected
    Positive
    Neutral
    Negative
      See all feedback